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Computer-Aided Design of Large-Scale Integrated Circuits: A Concept 
A computer study effort has been undertaken to 
develop a software program for the computer-aided 
design of the photographic masks necessary for in-
tegrated circuit fabrication. The circuit design and 
mask development sequence have been considerably 
improved by the use of a general purpose computer 
with an interactive graphics capability that es-
tablishes an efficient two-way communications link 
between the design engineer and the system. The
Although the functional design of the computer 
program was accomplished under the constraint of 
using an available small system, additional capability 
can readily be developed with the established design 
concepts. 
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interactive graphics capability places the design engi- 
•neer in direct control of circuit development. 
The final report of the study contains a dis-
cussion of: the functional design of the baseline soft-
ware; the processor requirements, including initial 
storage estimates and input/output requirements; the 
designer/computer communication interface, both 
with and without a graphics terminal; and the stand-
ardized placement and interconnect ground rules es-
tablished during the study phase.
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